Solution-processed p-type copper(I) thiocyanate (CuSCN) for low-voltage flexible thin-film transistors and integrated inverter circuits

Article  (Accepted Version)


This version is available from Sussex Research Online: http://sro.sussex.ac.uk/67126/

This document is made available in accordance with publisher policies and may differ from the published version or from the version of record. If you wish to cite this item you are advised to consult the publisher’s version. Please see the URL above for details on accessing the published version.

Copyright and reuse:
Sussex Research Online is a digital repository of the research output of the University.

Copyright and all moral rights to the version of the paper presented here belong to the individual author(s) and/or other copyright owners. To the extent reasonable and practicable, the material made available in SRO has been checked for eligibility before being made available.

Copies of full text items generally can be reproduced, displayed or performed and given to third parties in any format or medium for personal research or study, educational, or not-for-profit purposes without prior permission or charge, provided that the authors, title and full bibliographic details are credited, a hyperlink and/or URL is given for the original metadata page and the content is not changed in any way.

http://sro.sussex.ac.uk
Solution-processed p-type copper(I) thiocyanate (CuSCN) for low-voltage flexible thin-film transistors and integrated inverter circuits

Luisa Petti\textsuperscript{1,2}, Pichaya Pattanasattayavong\textsuperscript{3}, Yen-Hung Lin\textsuperscript{1}, Niko Münzenrieder\textsuperscript{2,4}, Giuseppe Cantarella\textsuperscript{2}, Nir Yaacobi-Gross\textsuperscript{1}, Feng Yan\textsuperscript{5}, Gerhard Tröster\textsuperscript{2}, and Thomas D. Anthopoulos\textsuperscript{1,6*}

\textsuperscript{1} Department of Physics and Centre for Plastic Electronics, Blackett Laboratory, Imperial College London, London SW7 2AZ, United Kingdom
\textsuperscript{2} Electronics Laboratory, Swiss Federal Institute of Technology Zurich, Gloriastrasse 35, 8092 Zurich, Switzerland
\textsuperscript{3} Department of Materials Science and Engineering, School of Molecular Science and Engineering, Vidyasirimedhi Institute of Science and Technology (VISTEC), Rayong, 21210, Thailand
\textsuperscript{4} Sensor Technology Research Center, School of Engineering and Informatics, University of Sussex, Falmer, Brighton BN1 9RH, United Kingdom
\textsuperscript{5} Department of Applied Physics and Materials Research Centre, The Hong Kong Polytechnic University, Hong Kong, China
\textsuperscript{6} Materials Science and Engineering, Division of Physical Sciences and Engineering King Abdullah University of Science and Technology, Thuwal 23955-6900, Saudi Arabia

Abstract

We report on low operating voltage thin-film transistors (TFTs) and integrated inverters based on copper(I) thiocyanate (CuSCN) layers processed from solution at low temperature on free-standing plastic foils. As-fabricated coplanar bottom-gate and staggered top-gate TFTs exhibit hole-transporting characteristics with average mobility values of 0.0016 cm\textsuperscript{2} V\textsuperscript{-1} s\textsuperscript{-1} and 0.013 cm\textsuperscript{2} V\textsuperscript{-1} s\textsuperscript{-1}, respectively, current on/off ratio in the range 10\textsuperscript{2}-10\textsuperscript{4} and maximum operating voltages between -3.5 and -10 V, depending on the gate dielectric employed. The promising TFT characteristics enable fabrication of unipolar NOT gates on flexible free-standing plastic substrates with voltage gain of 3.4 at voltages as low as -3.5 V. Importantly, discreet CuSCN transistors and integrated logic inverters remain fully functional even when mechanically bent to a tensile radius of 4 mm, demonstrating the potential of the technology for flexible electronics.

* Corresponding author electronic mail: t.anthopoulos@imperial.ac.uk
Flexible thin-film transistors (TFTs) hold great potential for numerous emerging applications including flexible and paper-like displays, wearable and textile integrated systems, smart labels and intelligent packaging, epidermal devices, electronic skins, as well as imperceptible, biomimetic and transient implants. In recent years tremendous advances have been achieved through the use of metal oxide semiconductors as the channel materials as they combine processing versatility and high electron carrier mobility leading to realization of numerous functional systems including large-area digital and analog circuits composed of hundreds of TFTs. Despite the impressive progress, however, further developments are hampered by the lack of p-type semiconductors with performance and stability comparable to those found in their n-type counterparts. So far only a handful of research groups have reported flexible p-type TFTs based on either SnO$_x$ or CuO$_x$ metal oxide semiconductors. Even though a hole mobility value up to 5.87 cm$^2$ V$^{-1}$ s$^{-1}$ has been reported, the vacuum-deposition techniques (e.g. DC or RF sputtering) often used rely on relatively high annealing temperatures $>$150 °C, which in turn render the technologies incompatible with inexpensive plastic substrates. As a result, to date there is a continuous quest for alternative p-type materials that can be grown at low temperatures from solution-phase. One such semiconductor is the copper(I) thiocyanate (CuSCN)–an inorganic molecular compound–that exhibits intrinsic p-type conductivity, excellent transparency in the visible range due to its large optical band gap, and low-temperature solution-processability. Recently, Pattanasattayavong et al. have reported the fabrication of TFTs and unipolar inverters based on solution-processed layers of CuSCN at temperatures as low as 80 °C. Resulting TFTs and circuits showed excellent p-channel operation with hole mobility values in the range 0.01-0.1 cm$^2$ V$^{-1}$ s$^{-1}$ and signal gains of up to 2. In
spite of the low processing temperature, the presented devices have been fabricated on rigid or substrates.

Here, we report the development of flexible low-voltage CuSCN TFTs and logic integrated inverters processed from solution at extremely low temperatures of \( \leq 80 \, ^\circ\text{C} \). Discrete bottom-gate bottom-contact and top-gate bottom-contact CuSCN transistors fabricated on freestanding plastic foils exhibit unipolar p-channel behaviour with hole mobility values of 0.0016 \( \text{cm}^2 \, \text{V}^{-1} \, \text{s}^{-1} \) and 0.013 \( \text{cm}^2 \, \text{V}^{-1} \, \text{s}^{-1} \), respectively. The characteristically reliable device operation allows realization of integrated unipolar voltage inverters (NOT gates) with both active and passive loads yielding input signal gains of up to 3.4 at a supply voltage down to -3.5 V. Importantly, both discrete devices and integrated inverters remain fully operational even under tensile bending radii down to 4 mm, clearly demonstrating the potential of CuSCN as a p-channel semiconductor for the emerging field of flexible transparent electronics.

Coplanar bottom-gate bottom-contact (BG-BC) transistors were fabricated on a freestanding flexible polyimide (PI) foil (surface area of 7.6 \( \times \) 7.6 cm\(^2\)). The 50 \( \mu \text{m} \)-thick Kapton PI was chosen because of its low thermal (12\( \times \)10\(^{-6}\) K\(^{-1}\)) and humidity (9\( \times \)10\(^{-6}\) \%RH\(^{-1}\)) expansion coefficients, its high glass transition temperature (\( T_g \approx 360 \, ^\circ\text{C} \)), as well as its relatively low surface roughness (rms \( \approx 4 \, \text{nm} \)).\(^{28}\) **Figure 1 (a)** shows the schematic device cross-section of the flexible BG-BC CuSCN TFTs. To provide a sufficient adhesion of the device layers to the flexible foil, 50 nm-thick layers of SiN\(_x\) were grown on both sides of the PI substrate using plasma-enhanced chemical vapor deposition (PECVD). Next, a 30 nm layer of Cr was e-beam evaporated and patterned into bottom-gate contacts using standard UV photolithography and wet etching. Following, a 25 nm-thick Al\(_2\)O\(_3\) gate dielectric (dielectric constant \( \varepsilon_R = 9.5 \)) was grown by atomic layer deposition (ALD) at 150 \( ^\circ\text{C} \). Gate contact holes through the dielectric were
structured by photolithographic wet etching.\textsuperscript{25} Subsequently, source and drain (S/D) contacts consisting of 10 nm/50 nm of Ti/Au were e-beam evaporated using lift-off. Prior to the semiconductor growth, the substrate was diced into chips of 1.5×1.5 cm\textsuperscript{2}. The diced chips were sequentially cleaned by ultra-sonication in acetone and isopropanol baths for 5 min and subjected to UV/ozone treatment for 30 min. The active layer solution was prepared by dissolving the CuSCN precursor (Aldrich) in dipropyl sulfide (Merck, 99%) at a concentration of 20 mg mL\textsuperscript{-1}. Undissolved material was removed by centrifuging and filtering the CuSCN solution at room temperature.\textsuperscript{26} The solution was then spin-coated and annealed at 80 °C for 15 min under nitrogen atmosphere, yielding a 15 nm-thick CuSCN layer. The resulting BG-BC TFTs had channel length (L) and width (W) of 20 μm and 1400 μm, respectively.

In order to investigate the charge transport characteristics of as-deposited CuSCN layers as well as their compatibility with solution-processed gate dielectrics for flexible transistor applications, we incorporated CuSCN films into the TG-BC TFT architecture [Figure 1 (b)] and spin-coated the polymer dielectric. The CuSCN active layer was grown using the same process described above, whereas Au S/D and Al gate contacts were formed by thermal evaporation in high vacuum (10\textsuperscript{-6} mbar) through shadow masks. As gate dielectric, poly(vinylidene fluoride-trifluoroethylene-chlorofluoroethylene) [P(VDF-TrFE-CFE)] layers were utilized. P(VDF-TrFE-CFE) is a high-k relaxor ferroelectric polymeric dielectric ($\varepsilon_R$ up to $\approx$60), which can be solution-processed at low temperatures.\textsuperscript{26, 29} The P(VDF-TrFE-CFE) with composition of 56/36.5/7.5 mol\% was dissolved in methyl-ethyl-ketone (MEK) at a concentration of 30 mg mL\textsuperscript{-1}.\textsuperscript{26} As spin-coated films were annealed at 60 °C for 3 h in nitrogen, resulting in a ~160 nm-thick layer. The channel dimensions of the resulting TG-BC TFTs were L = 40 μm and W = 1500 μm.
The surface morphology of the as-spun CuSCN films was studied by atomic force microscopy (AFM) in tapping mode. Figure 1(c) and (d) display the topographic images of CuSCN layers coated on PI/SiNₓ/Cr/Al₂O₃ (for the BG-BC structure) and PI/SiNₓ (for the TG-BC structure), respectively, while Figure 1(e) shows the height distributions of the two layers. The CuSCN layer on Al₂O₃ exhibits the common feature of elliptic domains, which have been previously reported for CuSCN films on glass, and also has a similar surface roughness (r.m.s value of ~1.7 nm).²⁶, ³⁰ The CuSCN domains for the layer deposited on SiNₓ appear longer and thinner, almost whisker-like, and the roughness increases slightly to 3.5 nm. The effects of the underlying layers and deposition conditions on the morphology of CuSCN films are still unclear and will be subject to further investigation. However, previous and current results show that the field-effect mobilities in CuSCN-based transistors fabricated on different substrates or from different solvents²⁶, ²⁷, ³¹, ³² are comparable to the values reported here. Although those CuSCN layers exhibited slightly different morphologies in terms of grain shape and size, their dimensions were in the same order of magnitude (10-100 nm). The nanocrystallinity and the associated high density of grain boundaries most likely play an important role at limiting the hole transport. Further work would be required to elucidate the exact nature of the charge transport and its dependence on the layer morphology/microstructure.

The charge transport properties of the as-deposited CuSCN films were investigated using the flexible BG-BC and TG-BC TFT architectures in dry nitrogen. Figure 2 displays a representative set of the transfer (a) and the output (b) characteristics measured for a representative flexible BG-BC CuSCN TFT. The device exhibits low voltage operation (≥ -3.5 V) and excellent hole transporting (p-channel) characteristics. Analysis of the transfer characteristics yields a current on/off ratio (Ip/Ipoff) of >10², a threshold voltage (V_th) of -1.5 V,
a sub-threshold swing (SS) of ~1.7 V/dec, and a saturation field-effect hole mobility ($\mu_{\text{SAT}}$) of 0.0016 cm$^2$ V$^{-1}$ s$^{-1}$. The gate leakage ($I_G$) remained always <10 nA and as such did not interfere with the device operation. Analysis of the electrical characterization of 6 different TFTs across several different substrates yielded $\mu_{\text{SAT}}$ and $V_{\text{TH}}$ of 1.5 (± 0.4) $\times$ 10$^{-3}$ cm$^2$ V$^{-1}$ s$^{-1}$ and -1.5 (± 0.1) V, respectively, showcasing the good uniformity of the fabrication process employed. Upon exposure to ambient air at room temperature (RH ~ 55%) for 30 min, the CuSCN TFTs remained fully functional and showed a 45% reduction in the effective mobility and a threshold voltage shift of approximately -400 mV. Importantly, the initial transistor characteristic is fully recovered when the devices are re-exposed to nitrogen air, suggesting that no chemical changes are taking place within the CuSCN layer and that the observed effect is most likely due to physisorption of atmospheric oxidants e.g. water and oxygen.

Nevertheless, the mobility values obtained here are generally lower than the average $\mu_{\text{SAT}}$ of 0.01-0.1 cm$^2$ V$^{-1}$ s$^{-1}$ reported previously for TG-BC CuSCN TFTs fabricated on rigid substrates. This is most likely attributed to the unfavorable coplanar BG-BC architecture, combined with the potentially higher concentration of trap states at the Al$_2$O$_3$/CuSCN interface. When similar CuSCN films were incorporated in an optimized staggered TG-BC flexible TFT geometry employing a high-k P(VDF-TrFE-CFE) gate dielectric [Figure 2 (c)], the hole saturation mobility and the on/off current ratio reach higher values up to 0.013 cm$^2$ V$^{-1}$ s$^{-1}$ and 2 $\times$ 10$^3$, respectively. As shown in Figure 2 (c) and (d), flexible TG-BC CuSCN TFTs exhibit clear p-type characteristics, with low-voltage operation and clear channel current saturation.

In addition to the electrical performance, the mechanical bendability of any emerging TFT technology is expected to play a key role in its widespread application. In order to test the mechanical properties of the CuSCN TFTs, we attached the flexible substrates to a double-sided
adhesive tape and wound them around a metallic cylinder rod of 4 mm radius [Figure 3 (a)], so that tensile strain was applied parallel to the transistor channel. Figure 3(b) and (c) display representative sets of transfer characteristics measured for a flexible BG-TB (b) and a TG-BC (c) CuSCN TFTs while flat (solid lines) and bent (dashed lines) to a tensile radius (R) of 4 mm. Evidently, both types of CuSCN TFTs remain fully operational even when bent to 4 mm radius (which corresponds to a strain $\varepsilon \sim 0.58\%$ calculated using the approximation given by Gleskova, Wagner and Suo$^{34}$) and show only minor and reversible changes in their performance characteristics. In particular, under tensile strain both BG-BC and TG-BC CuSCN TFTs exhibit a small reduction in $\mu_{\text{SAT}}$ (down to 0.0013 cm$^2$ V$^{-1}$ s$^{-1}$ and 0.01 cm$^2$ V$^{-1}$ s$^{-1}$, respectively) and a slight positive shift (~70 mV) in $V_{\text{TH}}$. The use of a low gate-source voltage together with a 5-min interval between the TFT characterization while flat and while bent allows minimizing the influence of electric stress. The slightly reduced $\mu_{\text{SAT}}$ and the positively shifted $V_{\text{TH}}$ could possibly be attributed to the formation of micro-cracks within the nanocrystalline CuSCN layer.

Compared to previously reported bending experiments of TFTs based on polycrystalline In$_2$O$_3$ $^{35}$ and nanocrystalline ZnO, $^{35, 36}$ our CuSCN devices result in the same trend with 83% smaller variations at comparably low bending radii. Specifically, In$_2$O$_3$- and ZnO-based devices exhibit 98% to 99% reduction in $\mu_{\text{SAT}}$ and 1.2 V to 1V shift in $V_{\text{TH}}$ while bent to 10 mm radii whereas our CuSCN TFTs only show 16% $\mu_{\text{SAT}}$ reduction and 70 mV $V_{\text{TH}}$ shift at 4 mm. Also, re-flattening of the devices allows closing up the micro-cracks and therefore leads to a full recovery of the un-strained TFT performance. Nevertheless, bending to even smaller radii induces cracks that permanently harm the device operation. These results demonstrate the superior mechanical stability of our p-type crystalline CuSCN TFTs and their suitability for application in large-area flexible electronics.
The promising CuSCN TFT characteristics prompted us to explore this interesting technology for application in flexible integrated inverters. Figure 4 (a) shows a photograph of an as-processed flexible substrate (7.6 × 7.6 cm² in size) containing various CuSCN-based NOT gates based on active [Figure 4 (b)] and passive [Figure 4 (e)] circuitry. Electrical characterization of discrete CuSCN transistors was used to design logic inverters with centered midpoint voltages $V_M \approx V_{DD}/2$. Integrated inverters with active load consisted of a driving and a load CuSCN TFTs with W/L of 3200 µm/20 µm and 450 µm/20 µm, respectively, whereas the inverter with passive load combines a driving TFT with W/L = 2100 µm/20 µm and a passive load resistor with resistance $R = 170$ kΩ. All the CuSCN TFTs were fabricated using the more practical BG-BC device architecture whereas the resistor used in the passive load inverter was implemented using the Cr gate metal itself (resistivity $\rho = 1.16 \times 10^{-6}$ Ω·m). All the interconnections were integrated into the Ti/Au S/D metallization layer, eliminating the need for additional processing steps.

Figure 4 (d) shows the voltage transfer characteristic (VTC) and the corresponding signal gain (G) of the NOT gate in active configuration measured at a supply voltage $V_{SS}$ of -3.5 V. The inverter exhibits $G = 3.4$, an almost centered $V_M$ of -1.5 V, and a good output swing (output high voltage $V_{OH} = -0.2$ V and output low voltage $V_{OL} = -2.9$ V) even at a low $V_{SS}$ of -3.5 V. Inverters with passive load [Figure 4 (e)] based on flexible CuSCN TFTs and Cr resistor yield similar performance ($G = 2.5$ and $V_M = -1.95$ V), demonstrating the high degree of flexibility of our technology as well as the reproducibility of the CuSCN TFTs. Furthermore, both NOT gates were fully functional while mechanically bent to 4 mm tensile radius [Figure 4 (d) and (e)]. The small variations observed in the CuSCN inverter performance parameters (changes in G and $V_M$ of ±4% and ±100 mV, respectively) are attributed to the strain-induced
changes in the TFT/resistor performance. Additionally, inverters with passive loads remained operational after being exposed for 30 min to ambient air, demonstrating good stability towards atmospheric oxidants.

In summary, we have developed flexible p-channel TFTs and unipolar integrated NOT gate circuits based on CuSCN p-type semiconductor layers processed from solution-phase at 80 °C. The resulting CuSCN transistors exhibit low operating voltages with a maximum hole mobility of 0.013 cm² V⁻¹ s⁻¹ and on/off channel current ratio of ~10³. Different unipolar NOT gates made using a combination of CuSCN TFTs and load resistors, exhibit excellent inverting characteristics with input signal gain up to 3.4 and operating voltages down to -3.5 V. Finally, CuSCN TFTs and inverter circuits were shown to remain fully functional even when mechanically bent to a tensile radius of 4 mm. This work further asserts CuSCN as a promising p-type transparent semiconductor for application in flexible, large-area electronics.

Acknowledgements

The authors would like to acknowledge N. Wijeyasinghe from Imperial College London for her support during the device and circuit fabrication and characterization.
Figures

Figure 1. Schematic cross-section of the (a) coplanar bottom-gate bottom-contact (BG-BC) and (b) staggered top-gate bottom-contact (TG-BC) copper(I) thiocyanate (CuSCN) TFTs fabricated on free-standing polyimide substrates. AFM topography images of CuSCN films spin-coated onto a (c) polyimide/SiNx/Cr/Al2O3 and a (d) polyimide/SiNx surface with the corresponding height distributions shown in (e).

Figure 2. Transfer (a) and output (b) characteristics of a flexible low-voltage BG-BC CuSCN p-type TFT with Al2O3 gate dielectric (W = 1400 µm and L = 20 µm). Transfer (c) and output (d) characteristics of a flexible low-voltage TG-BC CuSCN p-type TFT with P(VDF-TrFE-CFE) gate dielectric (W = 1500 µm and L = 40 µm).

Figure 3. (a) Photograph of a flexible CuSCN TFT mechanically bent to a tensile radius of 4 mm. Transfer characteristics of a BG-BC (b) and a TG-BC (c) CuSCN TFTs, measured while flat (solid lines) and subsequently bent (dashed lines) to a tensile radius of 4 mm.

Figure 4. (a) Photograph of a fully processed flexible substrate comprising several CuSCN-based integrated circuits. Circuit schematics of a unipolar voltage inverter (NOT gate) in active (b) and passive (c) load configuration based on p-channel TFTs. Voltage transfer characteristics and corresponding signal gain curves for NOT gates based on active (d) and passive (e) circuitry employing CuSCN p-type TFTs, measured at a supply voltage (Vss) of -3.5 V while flat (solid lines) and bent (dashed lines) to a tensile radius of 4 mm. The inverter in active configuration comprises a driving and a load CuSCN TFT with W/L of respectively 3200 µm/20 µm and 450 µm/20 µm, whereas the NOT gate with passive load comprises a driving TFT with W/L = 2100 µm/20 µm and a passive load 170 kΩ resistor.
References


